Charge transport in dual-gate organic field-effect transistors APL: Org. Electron. Photonics 5, 20 (2012) Top-gate thin-film transistors based on GaN channel layer Appl. Phys. Lett. 100, 022111 (2012) Charge transport in dual-gate organic field-effect transistors Appl. Phys. Lett. 100, 023308 (2012) Solid polyelectrolyte-gated surface conductive diamond field effect transistors Appl. Phys. Lett. 100, 023510 (2012) Percolation model for the threshold voltage of field-effect transistors with nanocrystalline channels J. Appl. Phys. 111, 014510 (2012) Additional information on J. Appl. Phys. Metal-ferroelectric-insulator-semiconductor ͑MFIS͒ field effect transistors with Pb͑Zr 0.53 ,Ti 0.47 ͒O 3 ͑PZT͒ ferroelectric layer and yttrium oxide Y 2 O 3 insulator layer were fabricated. The maximum C-V memory window of 1.5 V was obtained at a sweep voltage of 8 V. The dominating conduction mechanism through the MFIS structure is Schottky emission in the temperature range from 300 to 450 K. The nonvolatile operation of MFIS transistors was demonstrated by applying positive/negative writing pulses. The retention shows that the transistors maintain a threshold voltage window of 1.2 V without deterioration after 3 ϫ 10 3 s. The low leakage current and the high effective Y 2 O 3 / Si barrier height of 1.85 eV can well explain the size of memory window and retention properties. The effect of charge injection is reduced in this structure.
I. INTRODUCTION
Ferroelectric field effect transistor ͑FeFETs͒ with a metal-ferroelectric-insulator-silicon ͑MFIS͒ structure is a promising candidate for nonvolatile random access memory. Compared with other nonvolatile memories, FeFETs have the advantages of high speed, single-device structure, low power consumption, and nondestructive readout operation. [1] [2] [3] The purpose of the insulator layer is to prevent the reaction and interdiffusion between the ferroelectric layer and silicon substrate as well as to improve the retention properties. 4, 5 However, the MFIS structure also has some issues such as depolarization field in the ferroelectric film and the necessary voltage drop across the insulator layer. 6, 7 In order to minimize the voltage across the insulator layer, high dielectric constant insulators are desirable. Yttrium oxide ͑Y 2 O 3 ͒ has relatively high dielectric constant ͑͒ of 12-18 ͑Ref. 8͒ and thermodynamically stable in contact with silicon. 9, 10 Another key criterion for the selection of high-dielectric is the band offset. A wide band offset reduces the conduction leakage current of electrons and holes. In the literature, 10 10, 13 and Pb͑Zr 0.53 ,Ti 0.47 ͒O 3 ͑PZT͒ ͑Ref. 14͒ were used. In this study, the MFIS capacitors and transistors with PZT ferroelectric layer and Y 2 O 3 insulator layer were fabricated. The temperature-dependence current conduction was measured. The conduction mechanism is also studied under both positive and negative voltages. The size of the memory window was investigated by the capacitance-voltage ͑C-V͒ method. The memory window and the flatband shift as a function of sweep voltage was discussed. The retention properties and drain currents under the nonvolatile operations were also measured.
II. EXPERIMENT
P-type, ͑100͒ orientation, 4 in. diameter silicon wafers ͑1-10 ⍀ cm͒ were used as the starting substrates. A 500 nm SiO 2 film was first grown on the silicon wafers by wet oxidation. The oxide on the backside was then removed. The Y 2 O 3 thin films were deposited by rf magnetron sputtering at room temperature. A standard oxide clean ͑HF:H 2 O =1:10͒ was performed before film deposition. The purity of Y 2 O 3 target was 99.9%. The PZT thin films were also deposited by rf magnetron sputtering. The target was Pb 1.1 ͑Zr 0.53 ,Ti 0.47 ͒O 3 . The excess Pb was used to compensate the volatile PbO. The PZT films were rapid thermal annealed in O 2 ambience at 500°C for 60 s. The source and drain windows were defined by wet etching and doped by phosphorus diffusion. The contact region was etched by buffered oxide etch. Aluminum was used as the top electrode. A postmetallization annealing was performed at 400°C in N 2 for 30 s. The I-V characteristics were measured by using Agilent B1500A electrometer. The C-V characteristics were measured by using LCR meter ͑Agilent 4294͒ at frequency of 1 MHz.
III. RESULT AND DISCUSSION
A. Memory window Figure 1 shows the capacitance-voltage ͑C-V͒ characteristic with sweeping voltage of 4 -8 V. The memory window is defined as the voltage shift when the bias voltage is swept from accumulation and back. The clockwise direction of C-V characteristic was due to polarization effect. The maximum C-V memory window of 1.5 V was obtained at a sweep voltage of 8 V. Figure 2 shows the C-V memory windows of Al/ PZT/ Y 2 O 3 / Si capacitors as a function of the sweeping voltage. The C-V memory window increased with increasing sweeping voltage. This was due to the fact that the effective electric field in the ferroelectric layers was increased with increasing sweeping voltage. Because the electric displacement ͑D͒ is continuous, the electric field in the ferroelectric layer can be expressed as For an applied voltage of 8 V, the electric field across the PZT layer ͑290 nm͒ is about 180 kV/ cm. From our Au/ PZT/Pt capacitor result, the remnant polarization ͑P r ͒ and coercive field ͑E c ͒ under the electric field of 180 kV/ cm are 11 C / cm 2 and 31 kV/ cm. The calculated memory window is ⌬W ϳ 2d f E c ͑Ref. 13͒ ϳ1.8 V, which is close to the measured memory window of 1.5 V. The inset shows that when the voltage sweeps from positive to negative, the C-V curves are shifted toward to the left. A negative ⌬V FB indicates that the dominant mechanism is due to the polarization effect. 7 The reverse is also true when the sweep voltage changes from positive to negative. Large positive ⌬V FB due to the effect of charge injection was observed in the sweep direction from inversion to accumulation for the Al/ PZT/ HfO 2 / Si structure. 15 Similar behavior was also found in the Al/ PZT/ Dy 2 O 3 / Si structure when the voltage is greater than 2 V. 7 It indicates that the charge injection effect in the MFIS structure with Y 2 O 3 insulator layer is comparatively lesser than those in the MFIS structures with using Dy 2 O 3 and HfO 2 insulator layers. Figure 3 shows the current density-voltage ͑J-V͒ characteristics of Al/ PZT/ Y 2 O 3 / Si structure. The J-V curves can be better fitted with Schottky emission at electric field ͑40-200 kV/ cm͒ of the ferroelectric layer. Schottky emission can be expressed as
B. Conduction mechanism
where A * =4q͑m * ͒k 2 / h 3 = 120͑m * / m 0 ͒, r is the dynamic dielectric constant, A * is the effective Richardson constant, and B is the Schottky barrier height. The effective mass m * is found to be 0.003 m 0 which is measured at 77 K in our samples. At such a low temperature, the thermionic emission is suppressed and the tunneling current is dominant. Figure 4 shows the leakage current measured at 77 K. The FowlerNordheim ͑FN͒ tunneling fit in the high filed region is shown Therefore, an effective mass of 0.003 m 0 is obtained. Figure 5 shows that log͑J / T 2 ͒ versus E 1/2 plot should be a straight line and the slope will give the dynamic dielectric constant. The dynamic dielectric constant is calculated to be 13.7 to 4.2 in the temperature range of 300-450 K. The reflective index n = ͱ r should be about 4.2 to 2.1, which is close to the literature result of 2.6 for PZT film. 18 The barrier height can be obtained from the intercept in Fig. 4 , but the error will be large due to the uncertainty in A * . The barrier height is thus calculated using a plot of log͑J / T 2 ͒ versus 10 3 / T in Fig. 6 . The slope in the log͑J / T 2 ͒ versus 10 3 / T plot gives the effective barrier height ͓ B − ͱ qE / 4 r 0 ͔ and the uncertainty in A * will not be a factor. An effective barrier height q B of 1.85 eV is obtained by extrapolating the electric field to zero.
The conduction current under low electric field ͑Ͻ40 kV/ cm͒ abruptly increases and can be better fitted with Ohmic conduction. This is because there is no electron barrier when electrons in the PZT layer move across the Al/PZT interface under positive gate bias. 15 Therefore, electron emitted from shallow traps in PZT films suggests as the origin for Ohmic conduction at lower field region. The reverse is true for negative bias when trapped electrons are from Y 2 O 3 film. Although this MFIS structure has two dielectric layers, it is most likely that the dominant conduction mechanism is due to Schottky emission when the voltage applied on the gate electrode is sufficient large. The effective barrier height of 1.85 eV suggests that the memory window of MFIS structure with Y 2 O 3 insulator is large compared to the MFIS structures with Dy 2 O 3 and HfO 2 insulator layer where barrier heights are 0.79 and 0.94 eV, respectively.
7,15
The conduction mechanism is also studied under negative bias. Toward the high end of the temperature range of 350-450 K, conduction by Pool-Frenkel begins to appear. The Pool-Frenkel emission can be expressed as
where B * = qN c , is the carrier mobility, N c is the density of states in the conduction band, and t is the effective trap barrier height inside PZT. Figure 7 shows that the dynamic constant r extracted from the slope of log͑J / E͒ versus E 
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will result in energy band gap of the PZT layer decreases with increasing temperature. 20 Thus, the Pool-Frenkel emission can be considered as the barrier height for electrons at the Al/PZT interface reduces and may become smaller than that at the Y 2 O 3 / Si interface ͑ B = 1.8 eV͒ at temperatures larger than 350 K. As a result, the bulk-limited Pool-Frenkel becomes more likely. When the gate bias is positive, the MFIS structure is either in depletion or inversion. When the gate bias voltage is large enough, electrons in the silicon substrate can jump across the Y 2 O 3 / Si barrier and emitted to the PZT layer and/or Y 2 O 3 insulator by thermionic emission and trapped in the PZT layer and/or Y 2 O 3 insulator. Figure 9 shows the drain on/off current ratios of Al/ PZT/ Y 2 O 3 / Si FeFETs after applying writing pulses of +10 and −10 V with V G =1 V measurement. A higher driving current is obtained with positive pulse. This is because when a positive voltage is applied to the gate of the MFIS transistors, the PZT layer becomes polarized and an extra number of negative charges are induced at the silicon surface due to PZT polarization. V T is reduced, and the driving current accordingly increase. This is called the V G Ͼ 0 process. The reverse is true for negative pulse and is called the V G Ͻ 0 process. The current on/off ratio of positive/negative writing pulses at 1 V read voltage is about 500. The on current is five times less than that of the Au/ PZT/ SiO 2 / Si structure 21 with channel length linearly scaling down from 20 to 7 m. The reason is that the interface trap density between Y 2 O 3 and silicon substrate is worse than that between SiO 2 and silicon substrate. Thus, the mobility and drain current of Al/ PZT/ Y 2 O 3 / Si structure decrease due to the effect of surface scattering. 16 Although the quality of interface is better with SiO 2 as the insulator, the effective field in the SiO 2 is comparatively layer and the charge injection effect is larger. As a result, the memory window becomes smaller for MFIS structure with SiO 2 insulator layer. The retention time is also affected by leakage current through gate stack. The depolarization field of ferroelectric layer will also enhance the magnitude of leakage current. The current densities shown in Fig. 3 are J =4 ϫ 10 −7 A / cm 2 at V G = 4 V and J =8ϫ 10 −7 A / cm 2 at V G = 10 V. The low leakage current level is helpful to the performance of Al/ PZT/ Y 2 O 3 / Si structure. The leakage current of our device is almost the same level or comparatively lower than 10 −5 -10 −7 A / cm 2 at 10 V of the published results. 5, 7, [22] [23] [24] About 10% degradation in capacitance for Pt/ Bi 3.25 La 0.75 Ti 3 O 12 / HfO 2 / Si capacitors 22 and 10% degradation in V T shift for Al/ SBT/ Dy 2 O 3 / Si transistors 7 were reported, but the degradation in V T was not observed in the samples of this study.
C. Device characteristics

D. Retention properties
IV. CONCLUSION
MFIS capacitors and FeFETs using PZT as the ferroelectric layer and Y 2 O 3 as the insulator layers are successfully fabricated. The nonvolatile operation of the MFIS transistors was demonstrated. The dominating conduction mechanism when the devices are in inversion was Schottky emission in the temperature range from 300 to 450 K. Toward the high end of the temperature range of 350-450 K, the conduction mechanism is Pool-Frenkel emission when the devices are in accumulation. The Al/ PZT/ Y 2 O 3 / Si FeFETs maintained a threshold voltage window of about 1.2 V after an elapsed time of 3 ϫ 10 3 s. The size of memory window is affected by the charge injection effect. The high effective Y 2 O 3 / Si barrier height suggests that few electrons can jump across the barrier. Therefore, the charge injection is reduced. The low leakage current can explain the retention properties. The use of high-Y 2 O 3 as the insulator layer in the FeFETs is shown to be feasible for nonvolatile memory applications.
